What does `1'd0` refer to in this Verilog conditional assignment example